

**TIME SLOT INTERCHANGE**

**DIGITAL SWITCH**

**256 x 256**

- 256 x 256 channel non-blocking switching at 2.048 Mb/s
- Accept 8 serial data streams of 2.048 Mb/s
- Per-stream frame delay offset programming
- Connection memory block programming
- Microprocessor Interface

The TDM Switch core is a non-blocking digital switch that has a capacity of 256 x 256 channels at 2.048 Mb/s. Some of the main features are: Processor Mode and input offset delay.

The Figure 1 describe the block diagram of Time Slot Interchange Digital Switch IP core.



## PIN DESCRIPTION

The following table is define the IP core pinout.

Table 1

<i>SYMBOL</i>	<i>NAME</i>	<i>I/O</i>	<i>DESCRIPTION</i>
<b>Tx0-Tx7</b>	<i>TX Output 0 to7</i>	<b>O</b>	Serial data output stream. These streams have a data rate of 2.048 Mb/s.
<b>Rx0-Rx7</b>	<i>RX Input 0 to7</i>	<b>I</b>	Serial data input stream. These streams have a data rate of 2.048 Mb/s.
<b>CLK_IN</b>	<i>Input Clock</i>	<b>I</b>	Serial clock for generation internal sync pulses. This input accepts a 4.096 MHz clock.
<b>CLK_OUT</b>	<i>Output Clock</i>	<b>O</b>	Serial clock for shifting data in/out on the serial streams (RX/TX 0-7). This output generate 2.048 MHz clock.
<b>FRAME_SYNC</b>	<i>Frame Sync. Signal</i>	<b>O</b>	Frame sync output. This output generate 8 kHz (125 us) frame pulses.
<b>RESET</b>	<i>Device Reset</i>	<b>I</b>	This input (active LOW) puts the device in its reset state that clears the device internal counters, registers. The time constant for a power up reset circuit must be a minimum of five times the rise time of the power supply. In normal operation, the RESET pin must be held LOW for a minimum of 100ns to reset the device.
<b>MPI_CLK</b>	<i>Memory clock</i>	<b>I</b>	Microprocessor interface input clock. To internal connection memory and control registers accessed with positive edge of MPI_CLK
<b>MPI_RW</b>	<i>Read/Write</i>	<b>I</b>	Microprocessor interface Read/Write input. The logic "1" is Read, "0" is Write.
<b>MPI_CS</b>	<i>Enable</i>	<b>I</b>	Microprocessor interface Chip Select input. The logic "1" define access to this chip.
<b>MPI_ADDR</b>	<i>Address [8-0]</i>	<b>I</b>	These lines provide the A8-A0 address lines to the internal memories.
<b>MPI_DATA_IN</b>	<i>Data Input [8:0]</i>	<b>I</b>	These lines provide the D8-D0 data input lines to the internal memories.
<b>MPI_DATA_OUT</b>	<i>Data Output [8:0]</i>	<b>O</b>	These lines provide the D8-D0 data output lines to the internal memories.

## MEMORY MAP

The IP core consist of two memory **DATA** and **CONNECTION**. The data memory consist two banks of memories. In first frame the data from input streams are stored in the data memory **Bank 1**. At this time the data from data memory **Bank 2** are transmitted to output streams. In second frame the data memory banks are swap around.




Figure 2. Data Memory Bank Map

The **CONNECTION** memory loaded from microprocessor interface (**MPI**) and consist information about connection between data memory and output streams.




Figure 3. Connection Memory Map

**FRAME DELAY REGISTERS** also loaded from MPI. This registers are responsible to frame delay for each input stream correspondingly.




Figure 4. Frame Delay Registers Map

*The Time Slot Interchange Digital Switch IP core files*

Table 2

NAME	DESCRIPTION
TDM_Switch_DS.pdf	Data Sheet file
tdm_switch_top.v	Top module of Time Slot Interchange Digital Switch
tdm_switch_b.v	Top module of TDM Switch for behavioral simulation
tdm_switch_top_timesim.v	Post Place and Route Verilog netlist file created by Xilinx ISE 5.2i for Concept NC-Verilog simulator
tdm_switch_top_timesim.sdf	SDF annotation file for “tdm_switch_top_timesim.v” netlist
testbench_top.v	Testbench for top module
map.dat	Data file for connection memory (line 1-256) and frame delay registers (line 257-264)
stream_0.dat	Data for input stream 0
stream_1.dat	Data for input stream 1
stream_2.dat	Data for input stream 2
stream_3.dat	Data for input stream 3
stream_4.dat	Data for input stream 4
stream_5.dat	Data for input stream 5
stream_6.dat	Data for input stream 6
stream_7.dat	Data for input stream 7
sim_result.dat	Simulation result file created by testbench “testbench_top.v”